Admission Control of VL in AFDX Under HRT Constraints  by ZHOU, Qiang et al.
Contents lists available at ScienceDirect 
Chinese Journal of Aeronautics 
journal homepage: www.elsevier.com/locate/cja 
Chinese Journal of Aeronautics 24 (2011) 195-201
Admission Control of VL in AFDX Under HRT Constraints
ZHOU Qianga,*, QU Zhenlianga, LIN Hengqingb
aSchool of Electronics and Information Engineering, Beihang University, Beijing 100191, China 
bSystem Engineering Research Institute, China State Shipbuilding Corporation, Beijing 100036, China 
Received 12 May 2010; revised 8 October 2010; accepted 1 November 2010 
Abstract 
Avionics full duplex switched ethernet (AFDX) is a switched interconnection technology developed to provide reliable data 
exchange with strong data transmission time guarantees in internal communication of the spacecraft or aircraft. Virtual link (VL)
is an important concept of AFDX to meet quality of service (QoS) requirements in terms of end-to-end message deadlines. A VL 
admission control algorithm in AFDX network under hard real-time (HRT) constraints is studied. Based on the scheduling prin-
ciple of AFDX protocol, a packet scheduling scheme under HRT constraints is proposed, and after that an efficient VL admission 
control algorithm is presented. Analytical proof that the algorithm can effectively determine whether VL should be admitted is 
given. Finally simulative examples are presented to promote the conclusion. 
Keywords: avionics; avionics full duplex switched ethernet; virtual link; switch; hard real-time; admission control 
1. Introduction1
With the development of the spacecraft and aircraft 
system, the need to satisfy future advanced space and 
aviation mission pays much attention to high perform-
ance process, broad interface bandwidth, hard 
real-time (HRT) and high reliability. The interconnec-
tion technology and architecture of avionics in space-
craft and aircraft system have evolved from independ-
ent avionics to federated avionics and integrated avi-
onics[1]. Avionics full duplex switched ethernet
(AFDX)[2], which can provide deterministic timing and 
highly reliable delivery of messages, becomes one 
candidate technology to construct integrated avionics 
in future spacecraft by NASA[3], and has also become 
the fundamental interconnection to construct inte- 
grated avionics in new generation civil airplane such 
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as A380 and Boeing 787[4].
For safety critical application in spacecraft and air-
craft system, virtual link (VL) is an important concept 
of AFDX to meet quality of service (QoS) require-
ments in terms of end-to-end (ETE) message dead-
lines. A VL admission control algorithm must 
efficiently determine if a new connection can be 
admitted by verifying that its QoS requirements can be 
met without violating those of previously admitted 
connections. 
So far, only limited success has been achieved in the 
VL admission control method in switch under HRT 
constraints, and the AFDX protocol has not provided 
the admission control method about this issue yet[5].
A probabilistic analytical approach based on sto-
chastic network calculus theory, proposed in Ref.[6], 
gave probabilistic analysis of end-to-end delays on an 
AFDX avionic network in A380. In Ref.[7], a static 
priority scheduling algorithm (named AVLSP) of 
AFDX VL, also based on network calculus theory, was 
proposed. And the AVLSP algorithm can effectively 
reduce transmission delay of emergency data. These 
researches provided useful guidelines to determine 
whether real-time message can be transmitted or not, 
Open access under CC BY-NC-ND license.
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but they did not consider AFDX VL admission control 
method under HRT constraints, based on the QoS re-
quirements of message transmission for safety critical 
task, and they still did not discovery the mathematic 
relationships among message parameters, scheduling 
scheme and VL admission control algorithm under 
HRT constraints. 
This paper differs from the previous work in that it 
investigates a VL admission control algorithm in 
AFDX network under HRT constraints. Based on the 
scheduling principle of AFDX protocol and a packet 
scheduling scheme, an efficient VL admission control 
algorithm under HRT constraints is proposed, and the 
mathematic relationships among message parameters, 
scheduling scheme and VL admission control algo-
rithm under HRT constraints are derived. Analytical 
proof that the algorithm can effectively determine 
whether VL should be admitted is given. Finally simu-
lative examples are presented to promote the conclu-
sion. 
2. Message Model and Decomposition of ETE De-
lay of AFDX 
The real-time message streams of safety critical task 
in spacecraft and aircraft system ordinarily are defined 
in interface control document (ICD). ICD is a key fac-
tor in system design of integrated avionics in aircraft 
or spacecraft, which defines the requirements of mes-
sage transmission among sub-systems. The require-
ments include message length, period, deadline to 
transmit, etc. Besides these, AFDX interconnection 
system defines VL as virtual communication chan-
nel[5]. Thus it is possible to statically define the mes-
sage flows which enter the network. For safety critical 
application, the HRT message must be transmitted be-
fore its deadline, or else the system will fail. 
2.1. Message model 
We adopt periodic task model for real-time commu-
nication. In the model, every AFDX switch has n-input 
queues and n-output queues, and every input queue 
can support two kind of priorities message transmis-
sion, i.e., the high priority for real-time message, and 
the low one for non-real-time message. And both 
real-time message and non-real-time message must be 
passed through output queue.  
All real-time messages in the switch form a 
real-time message set, MS, and all non-real-time ones  
form a non-real-time message set, MA. The real-time 
message set MS or non-real-time message set MA, is 
formally denoted as follows respectively[8]:
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where Si and Ai (i=1,2,…,n) represent real-time mes-
sage stream and non-real-time message stream respec-
tively. 
For each real-time message stream Si in switch, the 
following expressions may be supposed. 
(1) Pi is the period of real-time message stream Si,
i.e., the inter-arrival time between two consecutive 
messages in the stream.  
(2) Ci is the length of each message in stream Si, i.e., 
the amount of time needed to transmit this message. 
This includes the time to transmit both the payload 
data and the message header. 
(3) The ETE deadline of a real-time message de-
noted by VLiD  is the maximum amount of time that 
may elapse between a message arrival and completion 
of its transmission in one VL.  
(4) The deadline Di,j of a real-time message is the 
maximum amount of time that may elapse between a 
message arrival and completion of its transmission in 
individual switch j. Generally speaking, the deadline 
Di,j is not greater than Pi, so we assume that the dead-
line Di,j of stream is Pi.
(5) The message size and switch parameter are all 
measured in terms of time unit which is normalized. 
Each real-time message stream Si may be character-
ized as  
VL
,( , ( ), )i i i i j iS C P D D             (2) 
2.2. Decomposition of ETE delay 
For safety critical application, the ETE delay of 
real-time message streams must be guaranteed. And 
each AFDX VL is viewed as being served by a se-
quence of units, such as end-systems (ES), switches 
and links. The worst case ETE cell delay is obtained 
by summing the upper bounds of the delays suffered at 
each unit.  
Because AFDX does not use CSMA/CD arbitration, 
no collision would happen. However, congestion may 
occur when simultaneous input queue data attempt to 
share one output queue of switch. The delay elapsed in 
links or ES is fixed, while the delay in switches is in-
determinism and takes up the vital portion of the ETE 
delay. Therefore we just research the delay in switches 
for simplicity. 
So we will discuss the ETE delay in individual 
switch and the ETE delay of VL (moreover, including 
admission control of VL) in Section 3 and Section 4 
respectively. 
3. ETE Delay Model in Individual Switch 
3.1. Packet scheduling model 
To meet demand on HRT application, we suppose 
some assumptions of queue scheduling model in indi-
vidual switch as follows: 
(1) For AFDX switch, the worst case happens when 
there are n messages in all input queues to be sent to 
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the same output queue at the same time. 
(2) A scheduling model parameter, called the rota-
tion time length (LMR) , gives the max scheduling rota-
tion time in switch. Each input queue i, denoted by Qi,
is allocated a portion of LMR, known as its real-time 
bandwidth Wi. Each time that Qi is scheduled, it is al-
lowed to send real-time message for Wi time units to 
destination output queue. If the amount length of 
real-time message is less than Wi, the Qi may send 
non-real-time message until the rest time is up. After 
that, the next queue Qi+1 will be scheduled. 
(3) The message sending to Qi will be re-packeted 
into message cell when it is scheduled in switch. 
Fig.1 shows packet scheduling model in individual 
switch and decomposition of ETE delay. 
Fig.1  Packet scheduling model in individual switch and 
decomposition of ETE delay. 
3.2. Real-time constraint in individual switch 
Under HRT circumstance, scheduler should properly 
allocate Wi for Qi to transmit stream Si (see “schedul-
ing time axis” in Fig.1). To meet the HRT constraint, 
the scheduling method for bandwidth allocation must 
meet both message deadline constraint and rotation 
time length constraint at the same time. 
(1) Message deadline constraint  
Given any interval of time t, Xi(t) represents the 
minimum amount of time during which Qi can transmit 
real-time message at this interval. This constraint re-
quires that there should be sufficient transmission time 
available for every message stream Si to meet its dead- 
line Di,j(=Pi), i.e.,  
,( )i i j iX D Ct ( 1, 2, , )i n           (3) 
This constraint is known as message deadline con-
straint in individual switch j.
(2) Rotation time length constraint 
In the packet scheduling model, robin rotation 
scheme requires that the total bandwidth allocated to 
real-time message in queue should be no more than the 
available switch bandwidth, i.e., 
MR
1
n
i
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d ¦              (4) 
where we denote the portion of LMR as T, which is not 
available for transmitting real-time messages, T  rep- 
resents the total technical delay in switch. Here T = 
1
n
i
i
T
 
¦ , T i  represents the technical delay to transfer 
between different queues.  
This constraint is named as rotation time length con-
straint which is necessary for packet scheduling of the 
switch. 
For the real-time message set MS, the packet sched-
uling method, which allocates Wi for every stream Si,
can support the HRT transmission in individual switch 
only if all real-time message streams meet both mes-
sage deadline constraint and rotation time length con-
straint at the same time. 
3.3. Key parameter—Xi(t)
It is important to know how much transmission time 
will be available to an input queue in the worst case. 
Xi(t) represents the minimum amount of time during 
which Qi can transmit real-time message in any given 
interval of time t.
Xi(t) plays a major role in determining whether the 
deadline of a real-time message will be violated. So it 
is a key parameter for AFDX switch scheduling model. 
Based on both the requirements of the switch prop-
erties in AFDX protocol[5] and the definition of Xi(t),
the worst case situation for transmission of a real-time 
message from stream (of Qi) happens with some time 
instant t0 at which Qi is scheduled, subject to the fol-
lowing conditions: 
(1) There is no real-time message ready to be sent in 
Qi at time t0, but there are enough non-real-time  
messages within the same Qi.
(2) There are enough messages (either real-time 
message or non-real-time one) ready to be sent in all 
other input queues except Qi at time t0.
(3) The non-real-time message in Qi is scheduled at 
time t0, because there are no real-time messages in Qi.
But, just at that moment (i.e., immediately after t0), a 
message from Si arrives and is ready for transmission. 
Therefore, the expression of Xi(t) can be derived as  
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where mi=[t/LMR], mit1.
Fig.2 presents the relationship between Xi(t) and any 
given time t. When the load of Qi is not larger than 
Xi(t), reasonable scheduling method adopted in switch 
can guarantee real-time messages. However, when the 
load is larger than Xi(t), the transmission to real-time 
messages in Qi will never be guaranteed.   
Fig.2 Xi(t) of AFDX swtich. 
3.4. Packet scheduling scheme 
Based on the expression of Xi(t), we can propose a 
packet scheduling scheme, i.e., determination of band-
width Wi. During the period Pi, input queue Qi must 
transmit real-time messages whose sum of the length is 
Ci, while the minimum amount of message to transmit 
at any given time interval Pi is calculated as Xi(Pi).
According to the guideline, making the transmitting 
time match the workload Ci, letting Xi(Pi) be equal to 
Ci, and then the expression of Wi can be derived as 
Eq.(6). This algorithm for Wi is named load-matched 
(LM) method. 
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where mi=[Pi / LMR]. 
4. Admission Control of VL 
In this section we will propose an admission control 
algorithm of VL and discover the relationships among 
message parameters, scheduling scheme in individual 
switch and VL admission control algorithm under HRT 
constraints. 
Here, suppose that all switches are isomorphic and 
have the same parameter setting. 
For message set MS={Si|i=1,2,…,n}, to admit a VL 
successfully under HRT constraint, the admission con-
trol algorithm must meet both connection acceptation 
constraint and connection setup constraint at the same 
time. The connection acceptation constraint is 
MR
1
k
i
i
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d ¦                (7) 
The connection setup constraint is 
VL
,d i it Dd                 (8) 
where td,i represents the end-to-end delay that elapses 
between a message arrival and completion of its trans-
mission for the message stream Si in VL.
For the message stream Si, if the request for new VL 
meets connection acceptation constraint (see Eq.(7)), 
the scheduler in the individual switch will accept this 
VL and allocate the scheduling bandwidth Wi for it. 
Moreover, if every switch through the route accepts 
this VL and the VL can meet connection setup con-
straint (see Eq.(8)), the new VL will be admitted suc-
cessfully. Or else, the admission will fail, and then the 
scheduler in each switch will release the scheduling 
bandwidth for the new VL. By doing this, the failing 
admission for the new VL will not influence the pre-
vious VLs which have been admitted successfully.  
Lemma 1   For any given message stream Si, if 
the scheduling bandwidth Wi for the new VLk
(1d k d n) is allocated as in Eq.(6), suppose that the 
following expression 
1
MR
1
k
i k
i
W L WT
 
d  ¦  holds, 
then the request for the new VLk will meet connection 
acceptation constraint Eq.(7).
Proof  By connection acceptation constraint Eq.(7),
Lemma 1 follows immediately. 
Lemma 2  For any given message stream Si, if the 
scheduling bandwidth Wi for the new VLk (1d k d n) is 
allocated as Eq.(6), suppose that the new VLk will 
meet connection acceptation constraint Eq.(7), and that 
the inequation Ci+Pi+(h1)LMRd VLiD holds (h presents 
the total number of switches through the route of VL),  
then the request for the new VLk will meet connection 
setup constraint Eq.(8). 
Proof  For any given message stream Si=( Ci, Pi,
VL
iD ), SiMS. The proof consists of three parts as fol-
lows. 
Part I: delay through the 1st switch. 
By packet scheduling scheme Eq.(6), we have 
Xi(Pi=Di,j)tCi, then the delay through the 1st switch, 
characterized as t1, satisfies t1dDi,j=Pi.
Part II: delay through the rest of the switches.
Because that all switches are isomorphic and have 
the same parameter setting, the message cell transmit-
ted from 1st switch will also be transmitted by the fol-
lowing switches through route. So, the delay to trans-
mit the message cell in every switch is equal to LMR,
which is presented in Fig.3. 
The delay to transmit the last message cell of the 
message stream Si throughout all the switch except the  
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Fig.3  ETE delay of VL (for multi switches, excluding t3).
1st one in the route, characterized as t2, satisfies t2=
(h1)LMR.
Part III: delay from the source ES to the 1st switch. 
The delay to transmit the whole message of the mes-
sage stream Si from the source ES to the input queue 
Qi in the 1st switch, characterized as t3, satisfies t3=
Ci.
Then, the total delay (named td,i) for message stream 
Si, which is also defined as end-to-end delay for the 
VL, satisfies   
, 3 1 2 MR( 1)d i i it t t t C P h L   d   
Furthermore, if Ci+Pi+(h1)LMRd VLiD , then td,id
VL
iD . It means that connection setup constraint Eq.(8) 
is met. 
Theorem  For any given message set MS, if the 
following supposes hold:  
a) the scheduling bandwidth Wi is allocated as in 
Eq.(6).
b)
1
MR
1
k
i k
i
W L W

 
d ¦ .
c) Ci+Pi+(h1)LMRd VLiD .
Then, every message in MS will meet both connec-
tion acceptation constraint and connection setup con-
straint at the same time. That means all VLs can be 
admitted successfully. 
Proof  By both Lemma 1 and Lemma 2, the result 
of the theorem follows immediately. 
This theorem proposes a VL admission control al-
gorithm in AFDX network under HRT constraints. 
5. Simulation 
We have developed simulation program based on 
Visual C++ to verify the above results. The results of 
simulation under the typical message sets demonstrate 
the conclusion deduced in the previous section. And 
the results of simulation are explained by the following 
example. In the example, we suppose that the number 
of input queue n = 4, h = 2, data rate r =10 Mb/s, time 
unit (TU)=0.025 ms, LMR=2.5 ms=100 TU, technical 
delay T14=0.05 ms=2 TU, and message set and sched-
uling method are given in Table 1. The message period 
is selected by 2k ms (k=0,1,2,…,7), so P1=4 ms= 
160 TU, P2,3=8 ms=320 TU and P4 = 4Pc = 4Pcc =16 ms= 
640 TU. 
The following provides a discussion between ana-
lytic and simulation results, consisting of 4 kinds of 
cases. In simulation program, we firstly suppose that 
all VLs are admitted, then verify whether all messages 
can be transmitted before deadline. If no message ex-
ceeds its deadline, the admission is successful. Or else, 
it fails. 
Case 1  MS ={S1,S2,S3}
Analytic results (see Table 1): a) For individual 
switch, all messages in MS can meet both message 
deadline constraint and rotation time length constraint.
This means that MS can be scheduled in individual 
switch under HRT constraints. b) For admission con-
trol, all messages in MS can also meet both connection 
acceptation constraint and connection setup constraint 
at the same time. This means all VLs can be admitted 
successfully. 
Simulation results (see Table 2): all messages can be 
transmitted before deadline, so the admission control 
of VL1~ VL3 is successful.  
Table 1  Message set and analytic results
Table 2  Simulation results under admission control 
algorithm proposed in this paper
MS ={Si}
Message set 
S1S2S3 S1-3S4 S1-3 4S c S1-3 4S cc
Simulation time/min 1 1 1 1 
Total No. of mess. 
transmitted in VL1
14 991 14 983 14 987 14 985
No. of mess. ex-
ceeding the deadline 
in VL1
0 0 30 0 
Total No. of mess. 
transmitted in VL2
7 486 7 479 7 484 7 473 
S1 S2 S3 S4 / 4S c / 4S cc
Ci /TU 30 30 64 180/186/180  
Di,j=Pi / TU 160 320 320 640/640/640  
VL/ TUiD 290 450 484 900/926/920  
Wi /TU 30 10 22 30 / 31 / 30 
Scheduling 
scheme-expression 
Eq.(6) 
Message 
deadline? Y Y Y Y/Y/Y 
Rotation time 
length? Y Y Y Y/N/Y 
Can be 
scheduled? Y Y Y Y/N/Y 
Can be scheduled in 
individual switch?
Y(Case1) 
Y(Case2) 
N(Case3) 
Y(Case4) 
Connection 
acceptation? Y Y Y Y/N/Y 
Connection 
setup? Y Y Y N/N/Y 
Can be ad-
mitted? Y Y Y N/N/Y 
Can be admitted?
Y(Case1) 
N(Case2) 
N(Case3) 
Y(Case4) 
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Continued     
MS ={Si}
Message set 
S1S2S3 S1-3S4 S1-3 4S c S1-3 4S cc
No. of mess. ex-
ceeding the deadline 
in VL2
0 0 19 0 
Total No. of mess. 
transmitted in VL3
7 487 7 478 7 483 7 475 
No. of mess. ex-
ceeding the deadline 
in VL3
0 0 17 0 
Total No. of mess. 
transmitted in VL4
— 3 741 3 745 3 743 
No. of mess. ex-
ceeding the deadline 
in VL4
— 22 23 0 
Total No. of mess. 
transmitted 29 964 33 681 33 699 33 676
Total No. of mess. 
exceeding the dead-
line 
0 22 89 0 
Case 2  MS ={S1,S2,S3,S4}
Analytic results (see Table 1): a) For individual 
switch, all messages in MS can meet both message 
deadline constraint and rotation time length constraint.
This means that MS can be scheduled in individual 
switch under HRT constraints. b) For admission con-
trol, although all messages in MS can meet connection 
acceptation constraint, the new VL4 for S4 misses the 
connection setup constraint. Thus, VL4 cannot be ad-
mitted successfully after admission of VL1~VL3.
Simulation results (see Table2): suppose that the 
new VL4 is admitted after successful admission of 
VL1~VL3. The result shows that although all messages 
in VL1~VL3 can be transmitted before deadline, ad-
mission of the new VL4 fails because the number of 
messages exceeding the deadline in VL4 is 22.
Case 3  MS ={ S1, S2, S3, 4S c }
Analytic results (see Table 1): a) for individual 
switch, all messages in MS can meet message deadline 
constraint, but miss the rotation time length constraint.
This means that MS cannot be scheduled in individual 
switch under HRT constraints. b) for admission con-
trol, all messages in MS cannot meet both connection 
acceptation constraint and connection setup constraint. 
Thus, the new 4VLc  cannot be admitted successfully 
after admission of VL1~VL3.
Simulation results (see Table 2): suppose that the 
new 4VLc  is admitted after successful admission of 
VL1~VL3. The result shows that there are some mes-
sages exceeding the deadline in VL1~VL4 (the number 
is 30,19,17,23 for VL1~VL4 respectively). Thus, the 
new 4VLc  cannot be admitted successfully. 
Case 4  MS ={S1, S2, S3, 4S cc }
Analytical results (see Table 1): a) for individual 
switch, all messages in MS can meet both message 
deadline constraint and rotation time length constraint.
This means that MS can be scheduled in individual 
switch under HRT constraints. b) for admission con-
trol, all messages in MS can also meet both connection 
acceptation constraint and connection setup constraint. 
This means all VLs can be admitted successfully. 
Simulation results (see Table 2): all messages can be 
transmitted before deadline, so the admission control 
of 4VLcc  is successful. 
The examples above show that: 
 (1) Both case 1 and case 4 can guarantee ETE de-
lay for all messages. So, the admission control of all 
VLs is successful. This is in accord with the theoretical 
analysis.
(2) Both case 2 and case 3 cannot guarantee ETE 
delay for all messages. So, the admission control of the 
new VL4 or 4VLc  fails after successful admission of 
VL1~VL3. This is also in accordance with the theo-
retical analysis. 
(3) However, there is difference between case 2 and 
case 3. In the former, the admission of new VL4 does 
not influence other VL1~VL3, so only message stream 
S4 in VL4 cannot guarantee ETE delay (see Table 2). 
Differently in the latter, the admission of new 4VLc
causes all messages’ (including the ones in S1, S2, S3)
missing rotation time length constraint (W1+W2+W3+
4W c +T =101>100), which directly explains why all 
VLs cannot guarantee ETE delay (see Table2). 
The results of simulation accord with the theoretical 
analysis in the previous section. The admission control 
algorithm is effective. 
6. Conclusions 
For safe-critical application in aviation and space 
system, we must determine a VL admission control 
algorithm in AFDX network under HRT constraints, to 
provide reliable data exchange with strong data trans-
mission time guarantees.  
(1) Based on the scheduling principle of AFDX 
protocol and a packet scheduling scheme, an efficient 
VLs admission control algorithm under HRT con-
straints is proposed, and the mathematic relationships 
among message parameters, scheduling scheme and 
VLs admission control algorithm under HRT con-
straints are derived.  
(2) Analytical proof that the algorithm can effec-
tively determine whether VLs should be admitted is 
given.    
(3) The simulative examples are presented to pro-
mote the conclusion.  
The above-mentioned conclusions will play an im-
portant role in the design of integrated avionics sys-
tem. 
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